Abstract-This paper introduces a low power digital PFM controller for multi-output dc-dc converters suitable for integration in modern low-power management systems. It utilizes only one inductor to provide multiple output voltages and has very low power consumption. In addition, its reference voltages and switching frequency can be programmed dynamically. To achieve these characteristics two new key functional blocks are developed, namely Σ-∆ programmable delay-line based comparator utilizing natural filtering of delay cells and on-time control logic. The controller is implemented both on FPGA and a 0.18-µm CMOS application specific IC. Experimental results obtained with a 1 W, 9 V, four-output buck prototype and IC simulations successfully verify controller operation.
INTRODUCTION
Modern portable applications require multiple supply voltages for two notable reasons. Modern portable devices generally require multiple low-power supplies for their functional blocks. For example, in digital still cameras (DSC) and cell phones, different supply voltages are used for a LCD screen, handset lighting, and camera flash. Additionally, with increase in speed and circuit density, power consumption has become a critical issue in battery operated portable devices. It has been shown that using multiple supply voltages on chip appears as a viable solution for reducing power consumption [1] - [5] . As a result, the means of providing different supply voltages on chip, in low cost and small area solutions, are becoming increasingly important [6] - [11] .
Most of the existing commercial solutions combine multiple switching converters to supply the different blocks. In these systems each power stage uses a separate inductor, power switches and controller resulting in relatively large part number and size of the power module. To minimize the number of components and simplify control, multiple output flyback converters are also commonly used. However, they suffer from poor output regulation due to cross-coupling [12] . In addition, switching transistor is exposed to excessive voltage stress [13] . The controller proposed in [6] uses only one feedback loop to provide multiple supply voltages with improved regulation. This solution still requires several inductors, which are among the largest obstacles in successful minimization of low-power switching converters. Reduction in inductor numbers can be achieved through designs proposed in [7] [8] [9] [10] . Using time-multiplexing of a single inductor these designs provide multiple regulated outputs. These solutions use analog controllers operating in discontinuous conduction mode (DCM) to provide precise regulation of output voltages However, in these solutions, output voltages are fixed and implementation of advanced power management techniques through dynamic output voltages adjustment is not a simple task. Even though the flexibility of digital hardware is known, in portable applications, digital PFM controllers for multiple-output supplies have not been commonly used, mostly due to their high power consumption that often exceeds the power delivered to the loads.
In this paper we introduce a new low power digital controller architecture that provides tight regulation of multiple programmable supply voltages for light loads and allows simple implementation of power management techniques in portable applications. As shown in Fig.1 , similar to analog solutions [7] [8] [9] [10] , the controller utilizes the fact that in PFM the inductor current is discontinues hence it can be time-shared between multiple outputs. Besides output voltages, the on-times of power switchers can also be dynamically changed. Therefore the switching frequency, maximum currents stress, and output ripple can also be indirectly controlled. Dynamic adjustment of on-times also allows for minimizing the switching losses for a given converter topology [14] . In the following section we briefly explain operation of the time-shared multi-output digital PFM controller. Section III describes novel low-power architectures of basic functional blocks. IC implementation and experimental results obtained with a FPGA prototype utilizing the new architecture are shown in Section IV and Section V summarizes the main results. 
III. ARCHITECTURES OF BASIC FUNCTIONAL BLOCKS
All the blocks of the multi-output controller are designed with two specific goals in mind. They are constructed to be mostly digital and to have very low power consumption, comparable to the state of the art analog solutions. Therefore, the proposed architecture can be easily transferred from one implementation technology to another and used in various low-power applications. [n] for the delay line and Σ-∆ DAC ( Fig.1 ), respectively.
A. Programmable On-Time Logic
The select signal also controls the 4-to-1 demultiplexer which distributes signal c(t), of duration t on (t) to appropriate power switchers. While one trigger signal is served, stage selector also monitors outputs of the other comparators and processes any request after the ongoing task is completed.
B. Delay-line
Instead of using a counter that requires an external clock signal and, in some cases, consumes significant amount of power, to create on-time, a programmable delay-line [15] is used. The delay line has very simple low-power structure and does not need a high frequency external clock. Fig.3 
C. Delay-line based Comparators
The comparator circuit shown in Fig.4 is a modification of the delay-line analog to digital converters presented in [16] , [17] . The inputs of the comparator are a converter output voltage and a reference created by Σ-∆ DAC. The main novelty is that this design utilizes the averaging effect of delay-lines to minimize the size of the filter required at the output of Σ-∆ DAC. The comparator is clocked with an external sampling signal and its output depends on the difference in propagation times of two delay lines. The delay-lines consist of current starved delay-cells [15] , [16] where propagation time of each cell is controlled by input Finally, the comparator logic takes this value and generates the comparator output signal. To minimize the power consumption Encoder Logic and reference delay-line are only active for a few power stage switching cycles, when the Σ-∆ DAC is running. When enable signal is low, Σ-∆ DAC goes to sleep mode and the Encoder Logic stores the digital code corresponding to the previously captured value of the reference voltage. In subsequent switching cycles the captured value of the output voltage delay line is compared to this stored value. The low power consumption of comparator is also due to efficient design of delay cells. They only switch once during the comparison period and are designed with bias currents in µA range. In addition the bias circuit is powered down after the comparison is complete. Design specification and power figures of comparators implemented on chip are given in section IV.
D. Programmable Voltage Reference
To create programmable voltage reference a single-bit Σ-∆ digital-to-analog converter (DAC) illustrated in Fig.5 is used. The DAC consists of a bandgap voltage reference, a single-bit Σ-∆ modulator, control transistors, a ring oscillator that provides internal clock for Σ-∆ modulator, and output filter. In this new implementation the output filter comprises of two parts, a small RC-circuit setting the dc reference point for delay line and delay line itself, which eliminates the filter ripple influence.
The Σ-∆ modulator is based on the well-known error-feedback architecture [18] that has low power consumption and simple structure as shown in Fig. 6 . Through transistors Q DA1 and Q DA2 it modulates the bandgap voltage V bandgap to result in an average value proportional to the product V bandgap x v DAC [n] , where v DAC [n] is provided from the programmable on-time logic of Fig.2 . This voltage is passed to the filter through enable transistor, Q E . Generally, in Σ-∆ modulators there is a tradeoff between the clock frequency, power consumption, and the size of the output RC filter. To allow fast averaging and small filter size, a high frequency clock signal is required. This results in high power consumption. On the other hand, a low frequency clock requires large RC components to achieve small ripple at the output of the DAC. Such RC filters require large on chip area and are impractical for IC implementation. To reduce the filter size and maintain low power consumption in this case we used a relatively low frequency clock and divided filtering task in two parts. First, a small RC filter, with low ripple rejection, is used to set the voltage around desired reference. Then, the inherent averaging effect of the reference delay line is utilized to eliminate the ripple component.
The averaging effect of a delay line can be described with the following analysis and its frequency response shown in Fig.7 . The propagation time of a pulse through delay-line (Fig.4) The frequency response of this function is shown in Fig.7 . It behaves as a low-pass filter with cut off frequency of
In this case, to eliminate RC-filter voltage ripple, f c is selected to be significantly lower than the Σ-∆ modulator clock frequency. Eq (2) shows that we can change f c by regulating propagation time, T s , through delay lines. This can be achieved by changing the number or propagation delay of delay cells. As mentioned before, the power consumption of the Σ-∆ DAC is further reduced by operating it sporadically, once in many switching cycles. During this period enable signal is high. When enable goes low, the ring oscillator is disabled and Σ-∆ modulator goes to sleep mode to reduce power consumption. The transistor Q E also turns off leaving high impedance across the RC-filter and keeping the output capacitor voltage, V ref (t), constant. Hence, in the following DAC operating cycle a small amount of energy is needed for its recharge. In addition Encoder Logic is not clocked any further and retains the digital code corresponding to the average value of V ref (t).
IV. FPGA EXPERIMENTAL RESULTS AND INTEGRATED CIRCUIT (IC) IMPLEMENTATION
To verify the operation of the new architecture an experimental FPGA prototype based on the diagram shown in Fig.1 is built. In addition we designed an application specific IC utilizing the same architecture. The results of the IC design are verified through HSPICE simulations.
A. FPGA Implementation
The input voltage of the experimental multi-output buck prototype is between 4 V and 8 V, and the outputs are regulated at 1.8V, 2.2V, 2.5V and 3.3V. The output load was varied between 1 mA and 50 mA maintaining discontinuous current and PFM regulation for all operating conditions.
1) Steady State Operation
Fig . 8 demonstrates the operation of the multi-output buck converter in steady state. It can be seen that the simultaneous tight regulation of all output voltages is achieved and that the current going through the inductor is discontinuous and shared among different output stages.
2) Dynamic Mode
Operation of system when the digital reference and output load are changing is shown in Figs. 9 and 10. From Fig.9 it can be seen that the output voltage can be digitally programmed and dynamically changed. Results of the output load change experiment are showed in Fig.10 . They demonstrate that the system maintains good output voltage regulation and that the cross-conduction problems between neighboring stages do not exist.
B. IC Implementation
The digital controller architecture is implemented on an application specific IC in 0.18-µm CMOS technology. The layout of the chip and its specifications are demonstrated in Fig.11 and Table I, 
mm

1) IC Specifications
The current consumption of On-Time Logic block of Fig.3 is measured assuming switching frequency of 100 kHz. Table I shows that new functional blocks have very low power consumption. The Σ-∆ DAC current consumption is measured when a conservative update rate of once per one hundred switching cycles is selected. It should be noted that this update rate can be further reduced if frequent calibration of reference is not needed. Fig. 12 demonstrates filtering effect of the delay line. It shows the voltage of RC-filter capacitor generated by the Σ-∆ DAC of Fig.5 and digital code for the reference delay-line. It can be seen that the output of the reference encoder (Fig.4) is constant even though a large voltage ripple at the capacitor output exists. To achieve the DAC resolution of Table I using conventional RC-filter the RC product would need to be about 50 times larger resulting in much larger on-chip area V. CONCLUSION A programmable digital controller for low power multi-output dc-dc converters used in battery-powered devices is shown. The controller allows time-sharing of the inductor between programmable output voltages. It features programmable on-time logic and a Σ-∆ DAC with two-step filtering blocks to achieve very low-power consumption and small on-chip area. The operation of the controller is verified by an FPGA prototype and simulation of application specific IC.
2) Simulation Results
